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[571 ABSTRACT 
A polyphase SCR inverter (10) having N switching 
poles, each comprised of two SCR switches (lA, 1B; 
2A, 2B. . .  NA, NB) and two diodes (DlB; DlB; D2A, 
D2B . . .  DNA, DNB) in series opposition with satura- 
ble reactors (LlA, L1B; L2A, L2B . . .  LNA, LNB) 
connecting the junctions between the SCR switches 
and diodes to an output terminal (1,2 .. .3) is commu- 
tated with only one GTO thyristor (la) connected be- 
tween the common negative terminal of a dc source and 
a tap of a series inductor (14) connected to the positive 
terminal of the dc source. A clamp winding (22) and 
diode (24) are provided, as is a snubber (18) which may 
have its capacitance (c) sized for maximum load current 
divided into a plurality of capacitors (Cl, C2. . .  CN), 
each in series with an SCR switch SI, S2. . .  SN). The 
total capacitance may be selected by activating selected 
switches as a function of load current. A resistor 28 and 
SCR switch 26 shunt reverse current when the load acts 
as a generator, such as a motor while braking. 
19 Claims, 5 Drawing Figures‘ 
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SILICON CONTROLLED RECTIFIER 
POLYPHASE BRIDGE INVERTER 
THYRISTOR 
COMMUTATED WITH GATE-TURN-OFF 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
BACKGROUND OF THE INVENTION 
This invention relates to a silicon controlled rectifier 
(SCR) bridge inverter, and more particularly to a cir- 
cuit topology which requires only a single gate turn-off 
(GTO) thyristor to commutate all S'CR switches in a 
polyphase bridge inverter. 
Commutator circuits for polyphase SCR bridge in- 
verters are generally complex, because of the need to 
provide separate commutation for each switching pole. 
The recent development of gate turnoff (GTO) thy- 
ristors with high current and voltage ratings (up to 800 
A, 2500 volts, with even higher ratings possible) has 
made feasible a polyphase SCR bridge inverter suitable 
for power levels above 1 kW using one and only one 
GTO thyristor to commutate all SCR switches. Ab- 
sence of conventional commutation circuitry reduces 
cost, size, weight and power losses compared to the 
present state of the art. That is important for extensive 
commercial applications of a polyphase SCR bridge 
inverter, such as in converting solar dc power into ac 
power. 
SUMMARY OF THE INVENTION 
In accordance with the invention, an N-phase SCR 
inverter has N switching poles connected between posi- 
tive and negative terminals of a dc source with a tapped 
series inductor connected between the positive, or nega- 
tive, terminal and each switching pole. Each switching 
pole is comprised of two SCR switches in opposite 
branches of a bridge and two diodes in opposition to the 
SCR switches to complete the bridge such that one 
SCR switch having its anode connected to a common 
positive node is in series with a diode having its anode 
connected to the negative node, and the other SCR 
switch having its cathode connected to the negative 
node is in series-with a diode having its cathode con- 
nected to the positive node, where one of the nodes is 
connected directly to one terminal of the source, and 
the other is connected to the other terminal through the 
series inductor. An output terminal from each switching 
pole is connected to each of the junctions between its 
SCR switches and their diodes in opposition by separate 
saturating reactors which isolate those junctions from 
the output terminal. A GTO thyristor is connected 
between the tap of the series inductor and the common 
neeative. or Dositive. terminal. A snubber is connected 
through a resistor, thus preparing for the next cycle. To 
minimize dissipation of power through the discharge 
resistance, the sized capacitor is divided into a plurality 
of parallel capacitors, each with its own switch to con- 
5 trol its snubbing operation, and each with its own dis- 
charge resistor. The various switches may then be 
turned on selectively in different combinations to size 
the total capacitance in proportion to the inverter load 
current, thereby reducing power dissipation under light 
When the inverter load acts as a generator, such as a 
motor while braking, the regenerative power is fed 
directly into the dc voltage source if it is bidirectional, 
such as a battery. If it is unidirectional, that regenerative 
l5 power is diverted through an external load resistance 
connected in parallel with the inverter by a switch. By 
controlling the duty cycle of this switch, the average 
current through this external load resistance is con- 
trolled. This control may be made a function of the 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a circuit diagram of a polyphase SCR bridge 
3o inverter utilizing a GTO thyristor in accordance with 
the present invention. 
FIG. 2 is a circuit diagram of a snubber for control of 
the rate of rise of the off-state voltage (anode to cath- 
ode) of the commutation GTO thyristor and SCR swit- 
FIGS. 3a a d  3b are circuit diagrams of two alternate 
arrangements of an improved snubber in which capaci- 
tance is maintained proportionate to the load. 
FIG. 4 is a timing diagram useful in understanding the 
operation of the circuit of FIG. 1. 
10 loads. 
*' input dc bus voltage. 
25 with the accompanying drawings. 
35 chesin FIG. 1. 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
Referring now to FIG. 1, a polyphase bridge inverter 
45 10 is shown connected to a dc power source in parallel 
with a filter capacitor 12 by a tapped inductor 14. The 
polyphase bridge inverter utilizes pairs of SCR switches 
lA, 1B; 2A, 2B; . . . NA, NB in separate switching poles 
to alternately connect the positive and negative termi- 
50 nals of the dc power source to respective output termi- 
nals 1, 2 . . . N in a phase relationship controlled by the 
times that SCR switches are turned on and off. Saturat- 
ing reactors Llu, L1B; . . . LNA, LNB isolate each of 
the paired SCR switches lA, 1B; . . . NA, NB from its 
55 respective antiparallel diode DlA, D1B; D2A, D2B; . . 
. DNA, DNB while the SCR switches are being com- 
mutated. 
The SCR switches lA, 2A . . . NA are selectively 
turned on by respective positive gate drive signals Pi,  
in iarallel with the GTO thyristor, either at the tap of 60 P2 . . . PN, and turned off by a GTO thyristor 16 being 
the inductor or at the junction between the inductor and turned on in response to commutation timing signals 
the N switching poles. (CTS) while the gate drive signals P1, P2 . . . PN are 
The snubber is comprised of a capacitor sized such removed (or made negative) from SCR switches to be 
that, at maximum load current, voltage slew rates across turned off thus controlling the periods during which the 
both the GTO thyristor and the SCR switches are main- 65 terminals 1 ,2  . . . N are connected to the positive termi- 
tained to less than their critical values. When the GTO nal of the dc source through the inductor 14. Similarly 
thyristor is turned off the capacitor charges. When the the SCR switches lB, 2B . . . NB are turned on by 
GTO thyristor is turned on, the capacitor discharges respective positive gate drive signals N1, N2 . . . NN to 
4,570,2 12 
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control the periods during which the terminals 1, 2 .  . . turned on, selected SCR switches are turned off by 
N are connected directly to the negative terminal of the removing gate drive to those SCR switches, or by driv- 
dc source, and turned off by the GTO thyristor 16. ing their gates negative. 
The GTO thyristor 16 is switched on by a positive Considering only the first inverter pole in the wave- 
gate drive pulse to the gate at the appropriate time to 5 form diagram of FIG. 4, and assuming the SCR switch 
commutate SCR switches, and then turned off by a 1A is initially on, a GTO gate pulse turns the GTO 
negative gate drive pulse. While the GTO thyristor is thyristor on so that the voltage at the tap of the inductor 
conducting, every SCR switch having its gate drive 14 drops to near zero. During the positive GTO gate 
signal removed (or made negative) is turned off. While pulse, the gate drive of the SCR switch 1A is removed 
current through all SCR switches is thus interrupted, 10 (or made negative). Current through that SCR switch 
each SCR switch having its gate drive signal maintained 1A is thus cut off. The GTO thyristor is turned off by a 
will resume conduction when the GTO thyristor is negative GTO gate pulse. Current through the saturat- 
turned off. ing reactor L1A is maintained through the diode D1B 
While the GTO thyristor 16 is turned on, the tap of during this time interval and provides a conduction path 
the inductor 14 is pulled to near ground. The autotrans- 15 for reactive currents. If the SCR switch 1B receives a 
former action of the tapped inductor causes the node positive gate drive during a subsequent commutation 
common to the inductor and switching poles to drop cycle, it is turned on as soon as the GTO thyristor is 
below ground, Le., to go negative. This in turn causes turned off. This condition may persist through one or 
each of the SCR switches to be reverse biased. Con- more subsequent GTO turn-on periods until gate drive 
sider, for example, the SCR switch 1A of the first 20 signals are applied to the gates of the individual SCR 
switching pole. Its anode is driven negative via diode switches to reverse their states during a commutation 
D1B with respect to its cathode by the direct applica- cycle, Le., a GTO turn-on period, which may occur 
tion of the negative voltage generated by the autotrans- during different commutation cycles, as just described, 
former action of the inductor 14. The other SCR switch or during the same commutation cycle, as shown in 
of the first pole, namely SCR switch lB, has its anode 25 FIG. 4. The diode D1A conducts during an interval 
driven negative with respect to its cathode through directly following the turn-off of the SCR switch 1B 
diode D1A. and provides a conduction path for reactive currents. 
The saturating reactors LlA, and L1B isolate the It is apparent that during the interval between active 
SCR switches 1A and 1B from their antiparallel diodes commutation cycles for the first switching pole, se- 
D1A and DlB  during this time. Without these reactors, 30 lected ones of the remaining inverter switching poles 
back bias of the SCR switch 1B would be limited to the may be commutated for polyphase inversion. It is also 
forward drop of its antiparallel diode DlB, and unlim- apparent that since the SCR switches are separately 
ited currents would flow through the diodes D1A and controlled, many different conventional turn-on and 
D1B during the commutation interval, Le., during the turn-off control algorithms may be applied to the poly- 
positive gate drive pulse to the GTO thyristor 16. These 35 phase inverter of FIG. 1, such as a six-step inversion for 
saturating inductors L1A and L1B are small since they an inverter having three switchihg poles. For some 
need support only the volt-seconds associated with the algorithms, the GTO thyristor is turned on at regular 
commutation, Le., the time integral of voltage V,during intervals, and commutation of any one or more SCR 
conduction of the GTO thyristor. The duration of that switches may be performed during any GTO turn-on 
commutation interval is chosen to be sufficient to span 40 interval. The frequency of these intervals may be varied 
the turn-off time of the SCR switches. After that period, in accordance with load voltage and current to mini- 
the GTO thyristor is turned off by the application of a mize system losses. For other algorithms, the GTO 
suitable negative gate drive pulse. thyristor may be turned on at irregular intervals as 
Upon the GTO thyristor 16 being turned off, care needed to commutate selected SCR switches. 
must be taken to assure that the forward rate of rise in 45 One possible algorithm provides that whenever cur- 
voltage (dv/dt) applied to the SCR switches, and the rent in a given phase exceeds a threshold e.g., a refer- 
GTO thyristor itself, does not exceed their respective ence sinewave, gate drive to the conducting SCR 
critical values. This is because a high rate of rise may switch of that phase is removed, and commutation of 
cause an SCR switch, or the GTO thyristor, to revert to that SCR switch automatically occurs during the next 
the on state. Since the rate of rise which a commercial 50 regular commutation interval. And when current in a 
device can withstand is known, the commutation circuit given phase drops below a second lower reference sine- 
may be designed to limit the maximum dv/dt that may wave, the appropriate SCR switch is turned on. To 
be reached. This is customarily done with a snubber 18 minimize switching losses, the turning on of the SCR 
connected either to the tap of the inductor 14 or the switch may be controlled to occur during the next GTO 
junction between the inductor and the SCR bridge 55 turn-on interval. Other more complex algorithms will 
circuits. A switch 20 is shown to indicate the choice. In occur to those skilled in the art for particular applica- 
practice, that switch would not be included once the tions. 
choice is made. A conventional snubber is shown in The particular algorithm selected is not important to 
FIG. 2, and improved snubbers are shown in FIGS. 3a the present invention. What is important is the use of 
and 3b. 60 only one GTO thyristor to commutate all 2N SCR 
Before describing the improved snubbers in detail, switches in an N-phase SCR bridge inverter regardless 
the operation of the multiphase inverter will be de- of what algorithm is employed. The topology is amena- 
scribed in greater detail. First it should be noted that ble to pulse width modulation (PWM) and bidirectional 
although the individual SCR switches may be turned on energy flow operation. Obviating the need of any other 
at any point in time, it is preferable to turn the selected 65 commutation circuitry reduces cost, weight, size, and 
ones on only while the GTO thyristor is turned on to power losses as compared to prior art bridge commuta- 
minimize SCR turn-on losses, and thus conserve energy tors. Control circuitry is simplified since only one of 
and reduce SCR stresses. While the GTO thyristor is two SCR switches per phase and one GTO thyristor 
4,570,212 
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need be driven during each commutation interval. Since 
suitably rated SCR switches and GTO thyristors are 
available, application to high voltage, high power sys- 
tems is economically feasible, such as at power levels 
above 1 kW. 
A clamp winding 22 negatively coupled to the induc- 
tor 14 is connected in series with a diode 24 between the 
positive terminal and the negative terminal (ground) of 
the power source to prevent the output of the inductor 
14 from swinging to excessively high positive voltages 
when the GTO thyristor is turned off. The clamp wind- 
ing returns stored energy to the source when the GTO 
thyristor is turned off. Leakage inductance between the 
clamp winding 22 and the inductor 14 should be mini- 
mized to minimize spikes in the energy to the load. 
Depending on the inductance of the inductor 14, the 
ratio between the turns of the inductor 14 and the clamp 
winding 22, the peak input currents, and the commuta- 
tion frequency, the current flow through the combina- 
tion of the diode 24 and the GTO thyristor 16 will be 
either continuous or discontinuous. If this current is 
continuous, a fast recovery clamping diode 24 is re- 
quired. Where the combination of these currents are 
guaranteed to be discontinuous, the recovery properties 
of the clamping diode are less critical. The input capaci- 
tor 12 is expected to bypass ac components of input 
currents, so its capacitance must be sufficient. 
The inductor 14 must have sufficient inductance be- 
tween the tap and the positive terminal of the power 
source to limit current increase during the on time of 
the GTO thyristor 16, and the core must not saturate 
under peak load currents. The inductor size may be 
increased beyond the above minimum to the point 
where currents into the inverter section are essentially 
constant over an entire cycle of operation, thus enabling 
current-fed operation. Leakage inductance between the 
windings on opposite sides of the tap must be minimized 
to achieve optimum efficiency. 
When the load is a motor, it is desirable that it pro- 
vide negative torque to handle overhauling loads, Le., 
to provide dynamic braking. Where the power source is 
a battery, or other bidirectional source, the motor act- 
ing as a generator will supply power to the source. 
However, where the power source is unidirectional, 
such as where power is derived from a bridge rectifier 
or solar cells, it is necessary to divert the reverse cur- 
rent resulting from dynamic braking. That is accom- 
plished by an SCR switch 26 and resistor 28. The SCR 
switch 26 is turned on to connect the resistor 28 as an 
external load when needed for dynamic braking. This 
SCR switch is commutated in the same manner as the 
SCR switches in the bridge inverter. By alternately 
turning the switch on and commutating it off, and con- 
trolling the duty cycle of the SCR switch, the average 
current through the resistor may be controlled to equal 
the reverse current generated by the braking motor. 
Referring now to the conventional snubber shown in 
FIG. 2, the capacitor C is sized such that, at maximum 
peak current, dv/dt is less than a critical value. The 
power dissipated, PR, in the resistor R is given by the 
equation: 
- 
PR=iCv=f 
where V is the voltage to which C charges while snub- 
bing, Le., when the GTO switch is turned off, and f is 
the commutating frequency. The capacitor discharges 
through the resistor during the next GTO turn-on inter- 
val to prepare for the next snubbing operation when the 
6 
GTO thyristor is turned off. The foregoing shows that 
the power dissipation under light loads is equal to that 
at full load. It would be desirable to reduce this power 
dissipation under light loads. That is accomplished with 
5 the improved snubber shown in FIG. 3u. 
The improved snubber shown in FIG. 3a is com- 
prised of a plurality of snubbers in parallel. Each snub- 
ber is conventional except that the diode in series with 
the capacitor is replaced by an SCR switch, and a diode 
10 is connected in series with the discharge resistor. When 
a given SCR switch is not turned on, the associated 
capacitor is not allowed to charge and discharge so that 
power dissipation through the associated resistor is 
zero. Only those capacitors C1, C2 . . . C~associated 
l5 with SCR switches SI, S2.  . . SNthat are turned on will 
charge when the GTO thyristor is turned off to control 
the dv/dt across the GTO thyristor. The charged ca- 
pacitor will then discharge through the diode and resis- 
tor. In that manner the total capacitance of the snubber, 
2o and therefore the total dissipation through the discharge 
path, can be controlled according to the needs of the 
polyphase bridge inverter during any commutation 
cycle. If desired, the capacitors and resistors may be 
sized in a binary fashion such that Cj+l=ZCj and 
25 Rj+ 1 = 4 Rjfor j between 1 and N. In either case, only as 
many capacitors are used at a time as necessary so that 
the power dissipated through discharge resistors R1 
through RN and diodes D1 through DN will be mini- 
3o mized at all times. One technique for controlling the 
conduction of the SCR switches, SI, S 2 .  . . SNis to sense 
current from the inductor 14 to the polyphase bridge 
inverter using a sensor 30. Control logic 32 responds to 
the level of load current thus sensed to select which 
35 SCR switches to turn on to match the snubber capaci- 
tance to the number of SCR switches to be commutated 
for each commutation cycle. These snubber SCR 
switches S2, S2. . . S ~ a r e  commutated along with all 
other SCR switches of the inverter by the GTO thy- 
Although a particular embodiment of the invention 
has been disclosed by way of examples, it is evident that 
variations and equivalents within the scope of the inven- 
tion will occur to one normally skilled in the art. For 
45 example, all voltages and semiconductor device polari- 
ties could be reversed, and in the case of the improved 
snubber, the SCR thyristors and diodes would be inter- 
changed in position as shown in FIG. 3b. An advantage 
of this reverse polarity version of the improved snubber 
50 is that the SCR switches may be smaller since the peak 
discharge currents through the resistors are less than 
the peak charging (snubbing) currents. Otherwise oper- 
ation is strictly analogous; only those capacitors al- 
lowed to discharge through a turned-on SCR switch 
55 may accept charging currents to snub the inverter SCR 
switches and GTO thyristor. Consequently, it is in- 
tended that the appended claims be interpreted to cover 
such modifications and equivalents. 
40 ristor 16. 
What is claimed is: 
1. A polyphase SCR inverter having N switching 
poles connected at common nodes between positive and 
negative terminals of a dc source, a tapped series induc- 
tor connected between one of said common terminals 
and one common node, each switching pole being com- 
65 prised of two SCR switches in opposite branches of a 
bridge and two diodes in opposition to the SCR 
switches to complete a bridge such that one SCR switch 
having its anode connected to a positive one of said 
60 
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common nodes is in series with a diode having its anode whereby all SCR switches in said polyphase bridge 
connected to a negative one of said common nodes, and inverter are commutated using only said GTO thy- 
the other SCR switch having its cathode connected to ristor. 
the negative one of said common nodes is in series with 7. An improvement as defined by claim 6 wherein 
a diode having its cathode connected to the positive one 5 said means for controlling the rate of rise in the output 
Of said common nodes, an Output terminal from each voltage of said tapped inductor when said GTO thy- 
switching Pole connected by separate saturating r e x -  ristor is turned off is comprised of a plurality of capaci- 
tors to each of the junctions between said SCR switches tors, each connected in series with a separate switch 
and their dodes inseries opposition, whereby said sepa- 
rate saturating reactors isolate said junctions from said 
output terminal, and a GTO thyristor connected be- 
tween the tap of said series inductor and said common 
negative terminal. 
2. A polyphase SCR inverter as defined in claim 1 
including a snubber connected in parallel with said 
GTO thyristor either at the tap of the inductor or the 
junction between the inductor and said switching poles. 
3. A polyphase SCR inverter as defined in claim 2 
wherein said snubber is comprised of a plurality of par- 
allel capacitors, each with a separate switch in series for 
charging, and each with a separate discharge resistor in 
series with a diode poled for conduction of discharge 
current in parallel with said switch, whereby said 
switches may then be selectively turned on in different 
combinations to size the total capacitance in proportion 
to the inverter load current thereby reducing power 
dissipation under light loads. 
4. A polyphase SCR inverter as defined in claim 2 
wherein said snubber is comprised of a plurality of par- 
allel capacitors, each with a separate diode in series for 
charging, and each with a separate discharge resistor in 
series with a separate switch for conduction of dis- 
charge current in parallel with said diode, whereby said 
switches may then be selectively turned on in different 
combinations to size the total capacitance in proportion 
to the inverter load current thereby reducing power 
dissipation under light loads. 
5. A polyphase inverter as defined in claim 1 or 2, 
wherein the inverter load acts as a generator, a shunt 
switch and series resistor for diverting reverse current 
while said inverter load provides negative torque. 
6. In a polyphase bridge inverter having a plurality of 
dc-to-ac SCR switching poles connected in parallel at 
common nodes between positive and negative terminals 
of a dc source with a tapped series inductor connected 
in series between one source terminal and one common 
node, each switching pole being comprised of two SCR 
switches in opposite branches of a bridge and a diode in 
each of the two remaining branches in series opposition 
to the SCR switches such that one SCR switch having 
its anode connected to the positive one of said common 
nodes through the tapped inductor is in series with a 
diode having its anode connected to the negative one of 
said common nodes and the other SCR switch having 
its cathode connected to the negative one of said com- 
mon nodes is in series with a diode having its cathode 
connected to the positive one of said common nodes, 
and an output terminal connected to the junction be- 
tween each SCR switch and its series opposition diode 
by a separate saturable reactor for isolation of those 
junctions, an improvement comprised of a GTO thy- 
ristor connected between the tap of said series inductor 
and the other terminal of said source for commutation 
of said SCR switches, means for selectively turning said 
GTO thyristor on and off in response to positive and 
negative gate drive pulses, respectively, and means for 
controlling the rate of rise in the output voltage of said 
tapped inductor when said GTO thyristor is turned off, 
selectively turned on to permit the capacitor to assume 
lo one state of charge, and in series with a diode to permit 
the capacitor to assume the other state of charge, and a 
resistor in series with the one of said switch and said 
diode that is not conductive while said GTO thyristor is 
turned off, whereby total capacitance is controlled by 
l5 the control of said switches during a commutation cy- 
cle. 
8. An improvement as defined in claim 7 wherein 
each of said separate switches is an SCR switch turned 
2o on by a separately controlled gate drive signal, and 
turned off by said GTO thyristor during commutation 
cycles. 
9. An improvement as defined in claim 6, 7 or 8, 
including a clamp winding negatively coupled to said 
25 tapped inductor, and a diode in series with said clamp 
winding, said clamp winding and series diode being 
connected between said positive and negative terminals 
of said dc source, and said diode in series with said 
clamp winding being poled for return of energy to said 
30 dc source when said GTO thyristor is turned off after 
each commutation cycle. 
10. An improvement as defined in claim 6, 7, or 8 
including a shunt switch and series resistor connected in 
parallel with said switching poles for conduction of 
35 reverse current, thereby shunting reverse current from 
an external load acting as a generator. 
11. An improvement as defined in claim 10 wherein 
said shunt switch is an SCR switch turned on by a sepa- 
rately controlled gate drive pulse and turned off by said 
12. An improvement as defined in claim 11 including 
a clamp winding negatively coupled to said tapped 
inductor, and a diode in series with said clamp winding, 
said clamp winding and series diode being connected 
45 between said positive and negative terminals of said dc 
source, and said diode in series with said clamp winding 
being poled for return of energy to said dc source when 
said GTO thyristor is turned off after each commutation 
cycle. 
13. In an inverter having a plurality of SCR switches 
commutated by a switch having an RC snubber circuit 
in parallel therewith to assure that the forward rate of 
rise in voltage applied to the SCR switches is limited 
55 when the commutating switch is turned off, an im- 
provement in said RC snubber circuit comprised of a 
plurality of capacitors connected in parallel by separate 
switches, and means for separately controlling said 
snubber switches to turn on selected snubber switches 
60 for each commutation cycle as a function load current. 
14. An improvement as defined in claim 13 including 
a separate resistor in parallel with each snubber switch 
and a separate diode in series with each resistor poled 
for conduction of capacitor discharge current. 
15. An improvement as defined in claim 14 including 
a separate diode in parallel with each snubber switch, 
and a separate resistor in series with each snubber 
switch for conduction of capacitor discharge current. 
40 GTO thyristor during commutation cycles. 
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16. An improvement as defined in claim 14 or 15 18. An improvement as defined in claim 17 wherein 
wherein said snubber switches are SCR switches com- said capacitors are sized in a binary fashion such that 
mutated by said commutation switch. each one in sequence is twice the preceding one, and 
17. An improvement as defined in claim 14 or 15 wherein each discharge resistor associated with said 
wherein said means is comprised of a load current sen- 5 capacitors sized in sequence is half the preceding one. 
sor and control logic responsive to said load current for 19. An improvement as defined in claim 17 or 18 
switching on a selected number of snubber switches to wherein said snubber switches are SCR switches com- 
provide total snubber capacitance proportional to load mutated by said commutation switch. 
current. * * * * *  
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